About EC

Its A Job Portal dedicated to fields Embedded Systems and Semiconductor Technologies. To bring potential employers and job seekers in these field across domains under one place, EC has been using best of the talented people with good knowledge in these fields and ability to identify, screen and refer right candidates.


Saturday, June 2, 2012

Openings for Engineers with 3 to 5 yrs of Exp. in Scan insertion and DRC cleanup. Job Location: Bangalore, Delhi NCR, Noida. . Apply @ http://embeddedcareers.com/login.php


Dear Admin,
A new job has been posted by True chip solution Pvt Ltd..

Job Details :
Position Title Engineers with 3 to 5 yrs of Exp. in Scan insertion and DRC cleanup
Product Domain Expertise Semiconductor
Skill Category Board Design
Position Type Permanent Employment
Hire Timeframe Immediate to 30 days
Job Location India / Bangalore, Chennai, Delhi, Noida,
Experience Level (Years) 3-5 Years
Salary   As Per Industry Standards
Qualification   BE/ BTech (Electronics/ Electrical/ Electronics and Communication) MS or MTech would be preferred
Mandatory Skills Scan insertion and DRC cleanup, JTAG or P1500
Desirable Skills  
Job Description  
 The candidate is expected to have worked on :

-    Scan insertion and DRC cleanup

-    Pattern generation for Stuck-At, delay test, iddq, path delay and fault grading.

-    Memory testing. Should also know the algorithms. Should also have knowledge about diagnostics.

-    JTAG or P1500 or other interface mechanism
Desired Profile / Roles  
 Desirable competencies 

The candidate is expected to have exposure to :

-    Compression tools is highly desirable

-    LBIST, mixed-signal testing, logic equivalence

-    Writing testbenches and should be capable of writing RTL code for DFT blocks as and when required.

-    Bridge fault detection is desirable

-    ATE experience is an added advantage

Openings for Engineers with 5 to 7 yrs Exp. of Leading DFT team for at least two SOCs. Job Location: Bangalore, Delhi NCR, Noida. . Apply @ http://embeddedcareers.com/login.php


Position Title Engineers with 5 to 7 yrs Exp. of Leading Led a DFT team for at least two SOCs
Product Domain Expertise Semiconductor
Skill Category ASIC Design
Position Type Permanent Employment
Hire Timeframe Immediate to 30 days
Job Location India / Bangalore, Chennai, Delhi, Noida,
Experience Level (Years) 5-6 Years
Salary   As Per Industry Standards
Qualification   BE/ BTech (Electronics/ Electrical/ Electronics and Communication) MS or MTech would be preferred
Mandatory Skills DFT team for at least two SOCs scan, atpg, structures for delay test,
Desirable Skills  LBIST, mixed-signal testing and post-silcon bring up
Job Description  
  Core competencies:

The candidate should have :

-    Led a DFT team for at least two SOCs

-    A hold over the complete flow i.e. scan, atpg, structures for delay test,

     coverage analysis, memory testing, netlist simulations and pattern delivery.

-    Ability to decide on the take decision on approaches

-    Ability to decide on the the schedule and effects on it due to different approaches.

-    Exposure to LBIST, mixed-signal testing and post-silcon bring up 

-    Exposure to timing or synthesis and should be able to decide on the constraints for the same.

-    Ability to mentor the junior team members and drive them for achieving best results.

-    Ability to communicate and discuss options with the client

Friday, June 1, 2012

Jobs @ http://embeddedcareers.com/login.php


Latest Jobs
Design Engineer 2-6 years  
True chip solution Pvt Ltd.Location : Bangalore, Delhi
Experience : 2-3 YearsPosted on: 01 Jun 2012
Sr. Design Engineer : 3 to 5 yrs  
True chip solution Pvt Ltd.Location : Bangalore, Delhi, Noida, Delhi NCR, Gurgaon
Experience : 3-5 YearsPosted on: 01 Jun 2012
Design Manager : 8 yrs  
True chip solution Pvt Ltd.Location : Bangalore, Delhi, Noida, gurgaon, delhi ncr
Experience : 8-10 YearsPosted on: 01 Jun 2012
Silicon Validation of Analog IP in SOC 4 to 8 yrs  
True chip solution Pvt Ltd.Location : Bangalore, Delhi, Noida
Experience : 3-5 YearsPosted on: 01 Jun 2012
Engineers with 3 to 5 yrs of Exp. in Scan insertion and DRC cleanup  
True chip solution Pvt Ltd.Location : Bangalore, Chennai, Delhi, Noida
Experience : 3-5 YearsPosted on: 01 Jun 2012
Engineers with 5 to 7 yrs Exp. of Leading Led a DFT team for at least two SOCs  
True chip solution Pvt Ltd.Location : Bangalore, Chennai, Delhi, Noida
Experience : 5-6 YearsPosted on: 01 Jun 2012
ENTRY LEVEL DESIGN ENGINEERS fresh 2012passouts  
Freescale SemiconductorLocation : Noida
Experience : FresherPosted on: 31 May 2012

Thursday, May 31, 2012

Career opportunity for freshers (2012) as core Design Engineer for Electronics & Communication Engineering B.E/B.Tech from IIT/NIT/REC & other Premier colleges , M.tech-(IIT/IISC) 2012 Apply @ http://embeddedcareers.com/login.php


Opening for Lead Physical Design Engineer (Magma Expert, P&R, Prime Time) Experience: 8-10 Years. Location:USA / California, Apply @ http://embeddedcareers.com/login.php



Job Details :
Position TitleLead Physical Design Engineer (Magma Expert, P&R, PrimeTime)
Product Domain ExpertiseSemiconductor
Skill CategoryASIC Design
Position TypeContract Employment
Estimated Duration of Contract > 12 months
Hire TimeframeImmediate
Job LocationUSA / California,
Experience Level (Years)8-10 Years
Salary  DoE
Qualification  Magma
Mandatory SkillsMagma
Desirable Skills Magma
Job Description
Encore Semi ( www.encoresemi.com ) has an immediate opportunity for a Physical Design Lead to join our team and work onsite at our customer’s location in Sunnyvale, California.



As technical lead you will execute physical design, place and route, and timing closure of very large complex SoCs.



The project duration is 8-12 months.



Skills required:



• Must have strong Magma tools experience and PrimeTime

• Must have strong Place and Route experience

• Physical synthesis / Floorplanning / Test insertion, Clock tree synthesis / Parasitic extraction, Static timing analysis

• Post-layout timing closure

• Experience with top-level design tasks

• Generate accurate timing constraints for complex SOC designs that have a large number of clocks and multiple operational modes

• Have done multiple chips; multiple tape outs and designs

• Good knowledge of HDL and digital design techniques is essential

• Experience with the UNIX or LINUX

• Write/debug PERL and TCL scripts



Education and years of experience:

• BSEE required, MSEE preferred.

• 5-10+ years experience

Candidates MUST be US Citizen or US Permanent Resident (green card holder) or able to obtain a TN visa (for citizens of Canada and Mexico only) or require H1B transfer only.

Jobs @ http://embeddedcareers.com/login.php


Latest Jobs
ENTRY LEVEL DESIGN ENGINEERS fresh 2012passouts  
Freescale SemiconductorLocation : Noida
Experience : FresherPosted on: 31 May 2012
Lead Physical Design Engineer (Magma Expert, P&R, PrimeTime)  
Encore Semi LLCLocation : California
Experience : 8-10 YearsPosted on: 31 May 2012
Senior Software Engineer (VOIP Application Development)  
L&T Integrated Engineering ServicesLocation : Bangalore
Experience : 5-6 YearsPosted on: 26 May 2012
Senior Software Engineer (VOIP - Windows Team)  
L&T Integrated Engineering ServicesLocation : Bangalore
Experience : 3-5 YearsPosted on: 26 May 2012
Analog/Mixed-Signal Design Engineer (ADC, ADE)  
Encore Semi LLCLocation : California
Experience : 8-10 YearsPosted on: 23 May 2012
Python Scripting Engineer  
Dexcel Electronics DesignsLocation : Bangalore
Experience : 3-5 YearsPosted on: 22 May 2012
Lead Place & Route Engineer for 40nm projects  
Encore Semi LLCLocation : California
Experience : 8-10 YearsPosted on: 22 May 2012

Career opportunity for freshers (2012) as core Design Engineer for Electronics & Communication Engineering B.E/B.Tech from IIT/NIT/REC & other Premier colleges , M.tech-(IIT/IISC) 2012 Apply @ http://embeddedcareers.com/login.php


Latest Jobs
ENTRY LEVEL DESIGN ENGINEERS fresh 2012passouts  
Freescale SemiconductorLocation : Noida
Experience : FresherPosted on: 31 May 2012
Senior Software Engineer (VOIP Application Development)  
L&T Integrated Engineering ServicesLocation : Bangalore
Experience : 5-6 YearsPosted on: 26 May 2012
Senior Software Engineer (VOIP - Windows Team)  
L&T Integrated Engineering ServicesLocation : Bangalore
Experience : 3-5 YearsPosted on: 26 May 2012
Analog/Mixed-Signal Design Engineer (ADC, ADE)  
Encore Semi LLCLocation : California
Experience : 8-10 YearsPosted on: 23 May 2012
Python Scripting Engineer  
Dexcel Electronics DesignsLocation : Bangalore
Experience : 3-5 YearsPosted on: 22 May 2012
Lead Place & Route Engineer for 40nm projects  
Encore Semi LLCLocation : California
Experience : 8-10 YearsPosted on: 22 May 2012
Senior Hardware Design Engineer position in San Diego  
Encore Semi LLCLocation : California
Experience : 8-10 YearsPosted on: 17 May 2012