Openings for Engineers with 5 to 7 yrs Exp. of Leading DFT team for at least two SOCs. Job Location: Bangalore, Delhi NCR, Noida. . Apply @ http://embeddedcareers.com/login.php

Position Title		Engineers with 5 to 7 yrs Exp. of Leading Led a DFT team for at least two SOCs
Product Domain Expertise		Semiconductor
Skill Category		ASIC Design
Position Type		Permanent Employment
Hire Timeframe		Immediate to 30 days
Job Location		India / Bangalore, Chennai, Delhi, Noida,
Experience Level (Years)		5-6 Years
Salary		As Per Industry Standards
Qualification		BE/ BTech (Electronics/ Electrical/ Electronics and Communication) MS or MTech would be preferred
Mandatory Skills		DFT team for at least two SOCs scan, atpg, structures for delay test,
Desirable Skills		LBIST, mixed-signal testing and post-silcon bring up
Job Description
Core competencies: The candidate should have : -    Led a DFT team for at least two SOCs -    A hold over the complete flow i.e. scan, atpg, structures for delay test,      coverage analysis, memory testing, netlist simulations and pattern delivery. -    Ability to decide on the take decision on approaches -    Ability to decide on the the schedule and effects on it due to different approaches. -    Exposure to LBIST, mixed-signal testing and post-silcon bring up  -    Exposure to timing or synthesis and should be able to decide on the constraints for the same. -    Ability to mentor the junior team members and drive them for achieving best results. -    Ability to communicate and discuss options with the client

Jobs @ http://embeddedcareers.com/login.php

Latest Jobs

Design Engineer 2-6 years   True chip solution Pvt Ltd. Location : Bangalore, Delhi Experience : 2-3 Years Posted on: 01 Jun 2012 Sr. Design Engineer : 3 to 5 yrs   True chip solution Pvt Ltd. Location : Bangalore, Delhi, Noida, Delhi NCR, Gurgaon Experience : 3-5 Years Posted on: 01 Jun 2012 Design Manager : 8 yrs   True chip solution Pvt Ltd. Location : Bangalore, Delhi, Noida, gurgaon, delhi ncr Experience : 8-10 Years Posted on: 01 Jun 2012 Silicon Validation of Analog IP in SOC 4 to 8 yrs   True chip solution Pvt Ltd. Location : Bangalore, Delhi, Noida Experience : 3-5 Years Posted on: 01 Jun 2012 Engineers with 3 to 5 yrs of Exp. in Scan insertion and DRC cleanup   True chip solution Pvt Ltd. Location : Bangalore, Chennai, Delhi, Noida Experience : 3-5 Years Posted on: 01 Jun 2012 Engineers with 5 to 7 yrs Exp. of Leading Led a DFT team for at least two SOCs   True chip solution Pvt Ltd. Location : Bangalore, Chennai, Delhi, Noida Experience : 5-6 Years Posted on: 01 Jun 2012 ENTRY LEVEL DESIGN ENGINEERS fresh 2012passouts   Freescale Semiconductor Location : Noida Experience : Fresher Posted on: 31 May 2012