Openings for Silicon Validation of Analog IP in SOC 4 to 8 yrsJob Location: Bangalore, Delhi NCR, Noida. . Apply @ http://embeddedcareers.com/login.php

Position Title		Silicon Validation of Analog IP in SOC 4 to 8 yrs
Product Domain Expertise		Semiconductor
Skill Category		ASIC Design
Position Type		Permanent Employment
Hire Timeframe		Immediate to 30 days
Job Location		India / Bangalore, Delhi, Noida,
Experience Level (Years)		3-5 Years
Salary		As Per Industry Standards
Qualification		BE/ BTech (Electronics/ Electrical/ Electronics & Comm) : MSc (VLSI/ Electronics/ Electrical/ Electronics & Comm) : MS or MTech would be preferred
Mandatory Skills		VLSI Testing - Post Silicon Validation of 22nm, 32nm, 45nm, 65nm and 90nm Analog IPs
Desirable Skills
Job Description
Core Competencies: -    VLSI Testing - Post Silicon Validation of 22nm, 32nm, 45nm, 65nm and 90nm Analog IPs -    Programming Languages: LABVIEW, C, C++, Assembly -    Candidate should be able to setup LabVIEW based automation for Post Silicon Validation -    Signal Integrity Analysis using Agilent-ADS and/ or Cadence - Allegro PCB designer -    Candidate should have defined, developed and executed Test Plans for Analog Electrical Characterization of advanced
Desired Profile / Roles
CMOS I/O’s, Compensation blocks, DDR, BIDIRS, LVDS, PLL, Power Management Block, LDO, ADC, etc. -    Perform Analog electrical characterization, Signal measurements with the ATE -    Familiarity with High BW Oscilloscope, Pattern & Pulse Generator, Time Domain Reflectometry, Eye Analysis

Jobs @ http://embeddedcareers.com/login.php

Latest Jobs

Design Engineer 2-6 years   True chip solution Pvt Ltd. Location : Bangalore, Delhi Experience : 2-3 Years Posted on: 01 Jun 2012 Sr. Design Engineer : 3 to 5 yrs   True chip solution Pvt Ltd. Location : Bangalore, Delhi, Noida, Delhi NCR, Gurgaon Experience : 3-5 Years Posted on: 01 Jun 2012 Design Manager : 8 yrs   True chip solution Pvt Ltd. Location : Bangalore, Delhi, Noida, gurgaon, delhi ncr Experience : 8-10 Years Posted on: 01 Jun 2012 Silicon Validation of Analog IP in SOC 4 to 8 yrs   True chip solution Pvt Ltd. Location : Bangalore, Delhi, Noida Experience : 3-5 Years Posted on: 01 Jun 2012 Engineers with 3 to 5 yrs of Exp. in Scan insertion and DRC cleanup   True chip solution Pvt Ltd. Location : Bangalore, Chennai, Delhi, Noida Experience : 3-5 Years Posted on: 01 Jun 2012 Engineers with 5 to 7 yrs Exp. of Leading Led a DFT team for at least two SOCs   True chip solution Pvt Ltd. Location : Bangalore, Chennai, Delhi, Noida Experience : 5-6 Years Posted on: 01 Jun 2012 ENTRY LEVEL DESIGN ENGINEERS fresh 2012passouts   Freescale Semiconductor Location : Noida Experience : Fresher Posted on: 31 May 2012