About EC
Its A Job Portal dedicated to fields Embedded Systems and Semiconductor Technologies. To bring potential employers and job seekers in these field across domains under one place, EC has been using best of the talented people with good knowledge in these fields and ability to identify, screen and refer right candidates.
Showing posts with label 5-9 years of experience in layout activities of complex SOC Knowledge of tools like Synopsys ICC. Show all posts
Showing posts with label 5-9 years of experience in layout activities of complex SOC Knowledge of tools like Synopsys ICC. Show all posts
Monday, March 30, 2015
Friday, January 31, 2014
New Jobs for embedded, ASIC and Semicon Engineers @ http://www.embeddedcareers.com/
| Latest Jobs | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Sunday, September 22, 2013
Nw Jobs @ http://www.embeddedcareers.com/index.php
| Latest Jobs | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday, May 23, 2012
embeddedcareers.com is actively looking for people in fields of embedded , VLSI, Semiconductor, High end technology fields
Thursday, May 17, 2012
Openings for Layout - Design Engineer. Experience: 5-9 years. Location Bangalore. Apply @ http://embeddedcareers.com/
Bachelor's/Master's in Electronics, Electrical Engineering.
5-9 years of experience in layout activities of complex SOC
Knowledge of tools like Synopsys ICC, Primetime STA, Power analysis tools like primerail
Layout and timing closure of digital macros and having worked on million gate design layout
Usage of Synopsys ICC tools
Knowledge of STA and having worked on large million gate layouts
Knowledge of ASIC design flow
Knowledge of low power design methodologies and high performance designs
Physical verification activities.
5-9 years of experience in layout activities of complex SOC
Knowledge of tools like Synopsys ICC, Primetime STA, Power analysis tools like primerail
Layout and timing closure of digital macros and having worked on million gate design layout
Usage of Synopsys ICC tools
Knowledge of STA and having worked on large million gate layouts
Knowledge of ASIC design flow
Knowledge of low power design methodologies and high performance designs
Physical verification activities.
To Apply and for detailed JDs:
Please send your profiles at artibhatia@embeddedcareers.com and or get registered at embeddedcareers.com.
Arti
Bhatia
Marketing Executive
Embedded Careers
Subscribe to:
Comments (Atom)

